Amendment to the claims

Please cancel claim 17, and amend claims 1-5, 7-14, 16 and 20 as shown in the following listing of claims. This listing of claims will replace all prior versions, and listings, of claims in the application.

- 1 1. (currently amended) A memory device comprising:
- a. a memory (EM) having at least two predetermined register
- memory sections addressable by respective address ranges (AS1 to ASz);
- b. at least one access port (Pi to PZ) for providing access to said
- 5 memory (EM); and

5

- 6 c. access control means (A) for addressing said memory (EM) so as
- 7 to operate said register memory sections as shift registers and to map shift register
- 8 accesses of said at least one access port (P1 to PZ) to predetermined addresses in
- 9 [[the]] a global address space of said memory, said control means being external
- to said memory and being configured to generate memory addresses for writing to
- and reading from said memory (EM).
- 1 2. (currently amended) A device according to claim 1, wherein said access
- 2 control means (A) comprises at least one address counter.
- 1 3. (currently amended) A device according to claim 1, wherein said address
- 2 ranges (AS1 to ASz) comprise overlapping regions of a predetermined size.
- 4. (currently amended) A device according to claim 1, wherein said at least
- one access port (P1 to PZ) provides access to a plurality of data sources for
- 3 writing data to respective ones of said register memory sections, and to a plurality
- 4 of data processing devices for reading data from said register memory sections.
- 5. (currently amended) A device according to claim 4, wherein said access
- 2 control means (A) is arranged to provide alternate access for said data sources and
- 3 said data processing devices.

- 6. (previously presented) A device according to claim 4, wherein data source
- 2 accesses are controlled to cycle through said global address space, and processing
- device accesses are controlled to cycle through the address range of a respective
- 4 register memory section.
- 7. (currently amended) A device according to claim 1, further comprising a
- buffer memory (B) connectable to said at least one access port (P1 to PZ) and to
- said memory (EM), wherein a line width of said buffer memory (B) and said
- 4 memory (EM) is selected to be greater or equal the data width of said at least one
- 5 access port multiplied by the sum of read accesses and write accesses per cycle.
- 1 8. (currently amended) A device according to claim 7, wherein said memory
- 2 (EM) is a single-port memory.
- 9. (currently amended) A device according to claim 7, wherein said at least
- 2 one access port (P1 to PZ) comprises a plurality of write ports and a plurality of
- 3 read ports, wherein the number of write ports differs from the number of read
- 4 ports.
- 1 10. (currently amended) A device according to claim 7, wherein said buffer
- 2 memory (B) is arranged to buffer read and write accesses of said at least one
- access port (P1 to PZ).
- 1 11. (currently amended) A device according to claim 7, wherein said address
- 2 control means (A) comprises address translation means (AC) for aligning
- 3 addresses relating to said read accesses in such a way that they fit to said line
- 4 width.
- 1 12. (currently amended) A device according to claim 11, wherein said address
- 2 translation means (AC) comprises a look-up table (LUT).

- 1 13. (currently amended) A device according to claim 7, wherein said access
- 2 control means (A) is adapted to transfer write accesses to said buffer memory (B)
- until it is full, and to write one memory line when said buffer memory (B) is full.
- 1 14. (currently amended) A device according to claim 7, wherein said address
- 2 control means (A) is adapted to align read accesses in such a way that a block of
- 3 said line width is read all the time.
- 1 15. (previously presented) A device according to claim 1, wherein said at least
- 2 two predetermined register memory sections are operated as FIFO memory
- 3 sections.
- 1 16. (previously presented) A demultiplexing device for demultiplexing a
- 2 plurality of input data streams and supplying demultiplexed data streams to a
- 3 plurality of data processing units, said input data streams being supplied to a
- 4 memory device, said memory device comprising:
- 5 <u>a memory having at least two predetermined register memory</u>
- 6 sections addressable by respective address ranges;
- at least one access port for providing access to said memory; and
- 8 access control means for addressing said memory so as to operate
- 9 said register memory sections as shift registers and to map shift register accesses
- of said at least one access port to predetermined addresses in a global address
- 11 space of said memory,
- wherein said demultiplexing device comprises a PRML-based
- interleaver functionality as claimed in claim 1.
- 1 17. (canceled).
- 1 18. (previously presented) A multiplexing device for multiplexing data
- 2 streams supplied from a plurality of data processing units, and for generating
- 3 multiplexed output data streams, said data streams being supplied to a memory
- 4 device as claimed in claim 1.

- 1 19. (original) A device according to claim 18, wherein said multiplexing
- 2 device comprises a PRML-based de-interleaver functionality.
- 1 20. (currently amended) A method comprising the steps of:
- providing a memory (EM) having at least two predetermined
- register memory sections addressable by respective address ranges (AS1 to ASz);
- 4 providing at least one access port (P1 to PZ) for providing access to
- 5 said memory (EM); and
- 6 providing access control means (A) for addressing said memory
- 7 (EM) so as to operate said register memory sections as shift registers and to map
- 8 shift register accesses of said at least one access port (P1 to PZ) to predetermined
- 9 addresses in [[the]] a global address space of said memory, said control means
- being external to said memory and being configured to generate memory
- addresses for writing to and reading from said memory (EM).